• eleijeep@piefed.social
    link
    fedilink
    English
    arrow-up
    10
    ·
    5 hours ago

    It started out as gate-length and then when we started building 3D transistors with FinFETs and gate-all-around, where the 2-dimensional gate-length is not comparable to “flat” transistors, they had to instead estimate the effective equivalent 2D gate-length that would give the same transistor density.

    So the process name is now no longer a measure of any tangible feature size but more a descriptor of transistor density that is loosely consistent with the prior convention.